Abstract-Wireless sensor networks have recently emerged in a wide range of applications. Many attributes are essential for such networks such as: low cost, small form-factor, limited peak power consumption and the ability to operate in harsh interference scenarios. Most of these networks do not require high data-rates to operate. In this respect, sub-sampling receivers have shown promising results but suffer from noise folding and interference aliasing. In this paper, a sub-sampling receiver in combination with cross-correlation is used to enhance sensitivity and interference robustness while maintaining the sub-sampling advantages. An architecture which uses two different sampling frequencies is proposed. It shows ∼2dB SNR improvement compared to traditional architectures due to cross-correlation and an additional ∼2dB for each doubling of integrations. For a BER of 10 −3 , the required SIR is reduced with 4.5dB, 11.5dB and 14.5dB after using cross-correlation with the same, half and quarter data-rate used respectively. These improvements allow for a lower-power and lower-cost implementation.
I. INTRODUCTION
Recently, wireless sensor networks (WSNs) have been used in various applications such as building automation, industrial applications, traffic tracking and environmental monitoring. This development was enabled due to the huge advances in wireless communications and digital electronics which were essential to produce low-cost, low-power nodes of WSNs [1] .
The specifications of these WSN nodes impose many requirements on the receiver design. The peak power consumption of the receiver should be in the range of a few mWs to allow the usage of small/cheap batteries or energy harvesters. The use of unlicensed ISM bands for wireless communications requires a highly interference robust receiver. Finally, high flexibility is of great importance to many WSN nodes which encourages the usage of flexible digitally-inspired techniques. Using more digital circuits in the receiver also benefits from technology scaling (Moore's law).
In most traditional receiver architectures, such as the direct conversion and low intermediate frequency (IF) architectures, the receiver includes power-hungry blocks such as the RF local oscillator and mixer. The sub-sampling architecture uses a sampling frequency lower than the RF carrier frequency to directly down-convert RF signals to baseband which reduces the receiver power consumption.
Sub-sampling receivers suffer from noise-folding. Since the noise in all the image bands folds into the baseband, the signal-to-noise ratio (SNR) of the received signal is degraded. This degradation is proportional to the ratio between the RF noise bandwidth and the quadrature sub-sampling frequency [2] . Like the noise, interfering signals in the image bands will be down-converted to the baseband which degrades the interference robustness of the receiver.
In order to deal with noise and interference aliasing, high quality factor (Q) RF-filtering is typically required. In [3] , a fixed filter was proposed for filtering the noise and interferers in the image bands but this filter restricts the flexibility of the receiver. In [4] , the RF-filtering was achieved using an offchip flexible BAW-resonator which still would increase the form-factor. The same would be true for SAW-filters. In [5] , an on-chip resonant LC-filter was used but it suffers from a low-Q filtering. Another on-chip solution was proposed in [6] in which an enhanced-Q low-noise amplifier (LNA) was used. However, it consumes a lot of power and area, and requires periodic optimizations. Recently, N-path filters have shown great potential for high-Q filtering but they are rather power hungry for our application [7] .
In this paper, we propose using cross-correlation (XC) in the digital domain as an alternative to the previous analog solutions. Fig. 1 illustrates the main target of this paper, which is to relax the analog components specifications by exploiting techniques in the digital domain which can lead to savings in area, power and/or design complexity. The proposed architecture will use XC to suppress noise and interference.
The architecture was implemented and tested with a lab setup to examine its benefits and trade-offs, and the main results and conclusions are reported.
978-1-5386-7266-2/18/$31.00 c 2018 IEEE II. CROSS-CORRELATION In traditional energy detection based on auto-correlation (AC), only one receiver is used. The average power estimate P AC is evaluated:
where r[k] is the complex baseband receiver output and K is the total number of samples. By averaging K samples, the variance of P AC reduces, which improves the estimate. However, the estimate remains biased due to the noise power in |r[k]| 2 .
Using XC to mitigate noise uncertainty of the receiver was proposed for energy detection applications such as spectrum sensing [8] . In XC, two receiver chains are used and their outputs are correlated with each other to evaluate the average power estimate P XC :
where r 1 [k] is the complex baseband output of the first chain and r 2 [k] * is the complex conjugate of the complex baseband output of the second chain.
The same input signal is processed in both chains and the noise at each chain is assumed to be uncorrelated. This can be modeled by the two uncorrelated 1 noise sources n 1 and n 2 in which E[n 1 n 2 ] equals zero. The variance of P XC also decreases with longer averaging. However, unlike for P AC , there is no bias in the estimate for P XC . This, as will be shown later, plays a crucial role in the demodulation of a received signal.
XC was proposed to achieve different targets:
a. Improve sensitivity/noise figure: Decreased noise levels due to XC can directly be translated into lower sensitivity requirements as the noise power after correlation is reduced. As a rule of thumb [8] , the sensitivity is improved by an additional 1.5dB per doubling of the number of samples to be integrated. If the improvement in sensitivity is not needed, XC can be used to allow using front-ends with higher noise figure which, in return, would mean consuming less power in the receiver.
b. Relax linearity requirements:
XC was also proposed to increase the linearity of the receiver in which the receiver can be designed for high linearity instead of low noise. In [9] , the receiver was designed with an attenuator at the input of an LNA to enhance linearity where the excess noise was removed by XC.
c. Improve harmonic rejection & interference robustness:
In [10] , two receivers with a small frequency difference between their local oscillator frequencies are used. The resulting harmonic images in the two receivers are uncorrelated since they appear at different frequencies. After XC, the harmonics are suppressed compared to the fundamental signal. 1 In real implementations, n 1 and n 2 will not be completely uncorrelated. This correlated contribution may degrade the performance. 
III. THE SUB-SAMPLING CROSS-CORRELATOR
Unlike the previously mentioned works that only focused on spectrum analysis, we will exploit XC while actually demodulating the RF input signal. In order to improve interference robustness of the receiver, we propose to use different coprime sampling frequencies in the receiver chains. Choosing these frequencies carefully allows specific frequency bands in the RF domain to appear at the same frequencies in the digital baseband of both chains. The desired signal should reside in one of those bands which will be called bands of correlation. Meanwhile, any signal outside those bands would appear at different frequencies in the baseband of the two chains as illustrated in Fig. 2 . This will ensure that XC is effective in interference suppression. Using different co-prime sampling frequencies with sub-sampling receivers was proposed before for sparse spectrum sensing [11] . Fig. 3 shows the proposed architecture of the receiver. It begins with the antenna and the analog front-end which includes an LNA and some RF-filtering before the sub-sampling chain.
The specification of this filter will be relaxed due to the noiseand interference reduction by the XC, and thereby reduces its power consumption. The following stage includes the two receiver chains. Each starts with a sampler which performs I/Q down-conversion, followed by digitization. In the digital domain, XC and demodulation are performed.
Since the two chains use different sampling frequencies, thus different clocks, combining their outputs in the XC stage requires some attention. We propose to deal with this by executing XC in the frequency domain. In this case, two DFTs are used with different sizes, N 1 and N 2 , such that the frequency resolution f res is the same in both chains:
where f s1 and f s2 are the sampling frequencies in the two chains. Assuming f s1 < f s2 , the band of correlation can be defined as those frequency ranges where frequency f satisfies the following expression:
where lcm is the least common multiplier and m ∈ N.
Each receiver chain will produce both I and Q outputs. In chain 1, N 1 complex samples of each symbol are used as input for DFT 1 in which the I and Q components of the vectors are defined as:
where k is the symbol index, i 1 is the in-phase vector component and q 1 is the quadrature vector component of the first chain. Then, X 1 is defined as the DFT 1 output vector which includes up to N 1 complex values:
Similarly for the second chain using DFT 2 with size N 2 , we define:
Corresponding frequency bins are then multiplied:
where Y is the output of the multiplier, * indicates the complex conjugate and indicates the element-wise multiplication. If integration is required to improve the performance of the receiver, the same symbol has to be repeated at the transmitter side I times and the correlations of multiple (equal) symbols are summed:
where Z is the integrator output, n is the index of the repeated symbol and I is the number of integrations.
In order to use XC for communications instead of energy detection applications, FSK is used since it depends on the energy detected in different frequency channels. For FSK, detection is based on the comparison between the detected energy in the used frequency bins in the demodulator. In the following sections, BFSK was used to test the design. In this case, as shown in Fig. 4 , only two outputs of the DFT are needed that correspond to f 0 and f 1 , the two modulation frequencies used by BFSK. In this case, only the two bins that correspond to these two frequencies have to be calculated, so the processing can be much more efficient than calculating an N-point DFT. The XC calculates the energy in these two frequencies and the demodulator compares them to each other to decode the received bits:
IV. INTERFERENCE SUPPRESSION
To estimate the interference suppression, we assume a sinusoidal interferer. Ideally, if the interference frequency is outside the band of correlation, it would have no effect after the XC since it will appear at different frequencies in both chains. In a real implementation, however, there are some limitations that will reduce the interference suppression such as multiplication with noise in the other receiver, spectral leakage and a reduced desired output, as will be explained next.
Due to the usage of rectangular windowing in the implementation of a limited-size DFT, the sinusoidal interference produces an output in all DFT bins due to spectral leakage (unless the interference happens to fall at specific frequencies of which the odds are virtually zero). Multiplying the DFT bins of both chains would then create non-zero output just due to the interference. This undesirable output is dependent on ∆f s , the difference between the sampling frequencies of both chains. Fig. 5 shows the simulated interference suppression of only spectral leakage by XC at different ∆f s compared to the AC output. In practice, the interference suppression will definitely be worse than this because of other factors such as noise. For ∆f s = 0, in which interference aliasing is the same in both chains, the worst-case XC scenario yields the same interference performance as AC, i.e. 0dB difference. For higher ∆f s , the difference between the frequencies occupied by the interference after sub-sampling is larger. Thus the resulting interference power after correlation will be lower. In case where ∆f s is 4 times the bit-rate, the interference power after XC is 12dB lower than the AC output, while if ∆f s is 8 times the bit-rate, this difference increases to about 15dB.
Another factor that degrades the interference suppression of the XC is what we refer to as the "reduced desired output". It happens when both the desired signal and an interference component appear in one of the chains at the same frequency bin after sub-sampling but with opposite phase and equal magnitude. Since these components add as vectors, they sum to zero and the DFT data output bin is nulled. Thus, the XC output is also nulled. The occurrence of this event will degrade the interference suppression performance in some specific cases as will be shown in section V.
V. RESULTS
In order to examine the performance of the proposed subsampling XC architecture, both Matlab simulations and an experimental setup were used. The setup includes a signal generator, a digital scope which includes both a sampler and a quantizer, and Matlab in which the sub-sampling and the digital baseband operations are performed.
A. Noise suppression
In order to measure noise suppression, white Gaussian noise is added to the signal. The BER of the output is then recorded, while varying the noise level, for both AC -where only one receiver chain is used-and XC. BFSK modulation is used with 12.5MHz carrier frequency, 70kbps data-rate and 70kHz frequency spacing between the two frequencies used in the modulation. The sampling frequencies of the receivers are 1.19MHz and 1.47MHz. The test was done using 5000 symbols to measure the BER. The noise bandwidth used is 100MHz and the noise folding due to different sampling frequencies will result in a low correlation coefficient between both chains. Fig. 6 shows the BER versus the signal to total noise ratio (SNR) at the input of the receiver. At a BER of 10 −3 , the figure shows ∼2dB SNR improvement due to XC SNR is measured at the reference point as indicated in Fig. 3 . Fig. 7 . Simulated SNR improvement due to increasing the number of integrations. Doubling the number of integrations improves SNR by ∼2dB. compared to AC, and an additional ∼2dB for each doubling of integrations. Fig. 7 shows the simulated SNR improvement for increasing the number of integrations. Doubling the number of integrations reduces the SNR required to achieve a specific BER by just over 2dB.
B. Interference robustness
In order to test the interference robustness of our architecture, a sinusoidal interferer in the band adjacent to the band of correlation was added to the BFSK signal. The same setup and frequencies discussed earlier in subsection V-A are used. The sinusoidal interferer frequency is chosen such that it falls at baseband exactly at the same frequency as the desired signal after sub-sampling for one of the chains. The signal-tointerference ratio (SIR) is then varied and the BER is recorded.
For the purpose of illustration, Fig. 8 shows the BER versus the SIR for AC (using only one chain) and XC with 1, 2 and 4 integrations. In order to achieve a BER of 10 −3 , the required SIR is 4dB and -7dB for AC and XC respectively which is an 11dB improvement. However, for a BER of 10 −4 , the SIR improvement reduces to only 4.5dB. This can be explained by the reduced desired output power as discussed in section IV. As expected, this is most pronounced at SIR ≈ 0dB which shows as a local maximum in the curve. Moving leftward from SIR = 0dB, the interferer power increases yet the BER decreases due to a lower probability of the nulling effect.
More general conclusions can be drawn when varying the interference frequency within the band adjacent to the band of correlation and searching for the case where the maximum SIR is required to achieve a specific BER. For each interferer frequency with 7kHz spacing (= 0.1f res ), 100 tests are simulated where the desired signal includes 1000 bits and the sinusoidal interferer has a different random phase in each test. In order to summarize the results, we report the SIR required to guarantee a specific BER across the band adjacent to the band of correlation. Fig. 9 shows the BER versus the required SIR in case of AC and XC. In order to guarantee a BER of 10 −3 , the SIR should be at least 4.5dB, 0dB, -7dB and -10dB for AC and for XC with 1, 2 and 4 integrations respectively. This leads to respective interference suppression of 4.5dB, 11.5dB and 14.5dB improvement compared to the traditional AC solution.
VI. CONCLUSION
Sub-sampling receivers use a digital-intensive architecture to save power in the analog front-end, but they suffer from noise folding and interference aliasing. Solutions were proposed in literature using RF-filters but they are bulky and/or power-hungry. In this paper, a solution is proposed by using two receiver chains and cross-correlating their outputs. In the proposed implementation, two different sub-sampling frequencies are used to reduce the effects of noise and interference aliasing thereby relaxing the specifications of the RF-filters. This allows the receiver to work in environments with low Fig. 9 . Simulated SIR required to guarantee a specific BER for a sinusoidal interferer at any frequency in the band adjacent to the band of correlation.
SINR. Measurements on the proposed receiver show ∼2dB SNR improvement due to XC and an additional ∼2dB for each doubling of integrations. The required SIR is reduced significantly by XC as much as 14.5dB using quarter the datarate.
